Date: Sun, 13 Dec 1998 18:21:32 +0100 From: Gerald Heinig <heinig@hdz-ima.rwth-aachen.de> To: freebsd-isdn@FreeBSD.ORG Subject: ISAC & HSCX questions Message-ID: <3673F79C.DC25867@hdz-ima.rwth-aachen.de>
next in thread | raw e-mail | index | archive | help
Hi all, I've been wading through the i4b source code lately and have got myself the docs for the ISAC and HSCX chips from Siemens. There are a few questions I wanted to ask: Why do they refer to the data read and write registers as FIFOs? There doesn't seem to be anything queue-like about them. Why isn't there any documentation about the HSCX specifically? I downloaded the HSCX docs from Siemens, but there they talk about upgrading the ISAC-S TE to a larger FIFO and other stuff. Not a whisper about how the HSCX works. The ISAC docs, however, make lots of references to it. I know these two chips are designed for each other, but why doesn't there seem to be any HSCX-specific docs? How do you find out things like a Fritz! card having 0x05 in the low order bits of <some register> (I forget) and an AVM A1 having 0x04 or 0x05 in the same place? That's card-specific, isn't it? ie. nothing to do with ISAC/HSCX... Why do the registers at offset 0x30 to 0x3b have different names than those in the Siemens docs? (Just curious) Does the Fritz! driver use the IOM functionality? (I suppose the answer to that is RTFM :-) but since I'm writing the mail now, I might as well ask...) Thanks very much for any replies Gerald -- "A man's got to know his limitations..." 'Dirty' Harry Callaghan A.K.A Clint Eastwood To Unsubscribe: send mail to majordomo@FreeBSD.org with "unsubscribe freebsd-isdn" in the body of the message
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?3673F79C.DC25867>