Date: Sat, 21 Jan 2017 17:44:35 +0100 From: Torfinn Ingolfsen <torfinn.ingolfsen@getmail.no> To: freebsd-arm@FreeBSD.org Subject: Re: u-boot ports for Zedboard and Zybo Message-ID: <20170121174435.ba716a9c63950c6f93594059@getmail.no> In-Reply-To: <9717A58A-5AB4-46D6-840A-93406FFF7568@yahoo.com> References: <640059E8-B9DD-4289-BA59-2E02A4D91F87@yahoo.com> <20170116173329.GH13006@home.opsec.eu> <B648E0C0-4DE4-4809-8FEC-FE9735DC178A@yahoo.com> <CANCZdfrfurQaQXviNJ4Q=FwVgtFGuBEqQgOLtV5HuVzOT=fRMg@mail.gmail.com> <58C09F42-D34B-4B84-A894-7147613214B9@yahoo.com> <CANCZdfqScpotLM07XfSM4kDu7fM4EOGbOWJVgANVEJfC4Up=5g@mail.gmail.com> <25A1C780-3BC1-4745-9DBD-D2716E6ED7D2@yahoo.com> <20170118204406.b69949d20797d539138b8d5f@getmail.no> <9717A58A-5AB4-46D6-840A-93406FFF7568@yahoo.com>
next in thread | previous in thread | raw e-mail | index | archive | help
On Wed, 18 Jan 2017 12:47:26 -0800 Thomas Skibo <thomasskibo@yahoo.com> wrote: >=20 > But, I have been working to get crochet to build a Parallella image (my c= hanges so far are at http://www.github.com/skibo/crochet-freebsd) and so I = took an SD image I created and compressed and uploaded it > to my site (there are no links to it yet): >=20 > http://www.skibo.net/zedbsd/FreeBSD-armv6-11.0-PARALLELLA-309692.img.bz2 >=20 > It doesn?t have a bitstream file so you need to copy your board-specific = parallella.bit.bin to the boot partition. But, it might boot up without th= e FPGA loaded (I don?t know). It would help a lot if you tried it out. It might not be recommended (as I understand it, power management (or parts= of it) is handled when the FPGA is set up), it might run hot (hotter than = usual?). Anyway, I tried it without the FPGA bitstream on the boot partition. U-boot= complains: Hit any key to stop autoboot: 0=20 Configuring PL and Booting Linux... Device: SDHCI Manufacturer ID: 41 OEM: 3432 Name: SD8GB=20 Tran Speed: 50000000 Rd Block Len: 512 SD version 2.0 High Capacity: Yes Capacity: 7.4 GiB Bus Width: 4-bit reading parallella.bit.bin ** Unable to read "parallella.bit.bin" from mmc 0:1 ** Error: Timeout waiting for FPGA to config. fpga - loadable FPGA image support Usage: fpga [operation type] [device number] [image address] [image size] fpga operations: dump [dev] Load device to memory buffer info [dev] list known device information load [dev] [address] [size] Load device from memory buffer loadb [dev] [address] [size] Load device from bitstream buffer (Xilinx on= ly) loadmk [dev] [address] Load device generated with mkimage For loadmk operating on FIT format uImage address must include subimage unit name in the form of addr:<subimg_uname> reading uImage 8170816 bytes read reading devicetree.dtb 4430 bytes read ## Booting kernel from Legacy Image at 03000000 ... but it boots: Starting sshd. Starting background file system checks in 60 seconds. mount: /dev/mmcsd0s2a: Device busy Sat Jan 21 16:27:13 UTC 2017 FreeBSD/arm (parallella) (ttyu0) login: root FreeBSD 11.0-RELEASE-p5 (PARALLELLA) #0 r309692: Sun Jan 15 18:07:24 PST 20= 17 Welcome to FreeBSD! Full serial console output is on my Parallella FreeBSD page[1]. Do you want me to run more tests before I put the FPGA bitstream onto the b= oot partition? References: 1) https://sites.google.com/site/tingox/ks_parallella_freebsd --=20 Torfinn Ingolfsen <torfinn.ingolfsen@getmail.no>
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?20170121174435.ba716a9c63950c6f93594059>