Skip site navigation (1)Skip section navigation (2)
Date:      Tue, 12 Mar 1996 09:45:55 -0800 (PST)
From:      "Rodney W. Grimes" <rgrimes@GndRsh.aac.dev.com>
To:        msmith@atrad.adelaide.edu.au (Michael Smith)
Cc:        jgreco@brasil.moneng.mei.com, jehamby@lightside.com, current@freebsd.org, jkh@time.cdrom.com, toor@dyson.iquest.net
Subject:   Re: AMD doesn't like SNAP! (panic: unwire: page not in pmap)
Message-ID:  <199603121745.JAA13997@GndRsh.aac.dev.com>
In-Reply-To: <199603120453.PAA25996@genesis.atrad.adelaide.edu.au> from "Michael Smith" at Mar 12, 96 03:23:32 pm

next in thread | previous in thread | raw e-mail | index | archive | help

> 
> Rodney W. Grimes stands accused of saying:
> > > I noticed ASUS seems to have several other offerings besides the SP3G..
> > 
> > Such as what, the PVI-486AP4, out of production for 4 months, the only
> > 486 board that I know ASUS is still makeing is the PVI-486SP3, which
> > I do not classify as a good board due to only 2 Simm sockets and if I
> > recall correctly a cache coherency problem in the Sis 496/497 chipset.
> 
> Er, we have a PVI-486SP3 here; the SIMM limit is mildly annoying, but
> (w/Intel DX4/100) appears to be rock-solid.  
> 
> The box in question has run multiple 'make world's; 16M/NCR SCSI etc.
> 
> chip0 <SiS 85c496> rev 49 on pci0:5
> ncr0 <ncr 53c810 scsi> rev 2 int a irq 10 on pci0:11
> ...

Humm.. what mode is your external cache set to... Write Through or Write
Back?

Perhaps SiS has fixed this in later revisions of the chip set, or I
am confusing it with another chip set.

-- 
Rod Grimes                                      rgrimes@gndrsh.aac.dev.com
Accurate Automation Company                 Reliable computers for FreeBSD



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?199603121745.JAA13997>