Date: Sat, 18 Oct 2003 19:32:04 -0700 (PDT) From: Juli Mallett <jmallett@FreeBSD.org> To: Perforce Change Reviews <perforce@freebsd.org> Subject: PERFORCE change 39951 for review Message-ID: <200310190232.h9J2W4lM079332@repoman.freebsd.org>
index | next in thread | raw e-mail
http://perforce.freebsd.org/chv.cgi?CH=39951 Change 39951 by jmallett@jmallett_dalek on 2003/10/18 19:31:09 remove 3900/5900 things. Affected files ... .. //depot/projects/mips/sys/mips/include/cpuregs.h#12 edit Differences ... ==== //depot/projects/mips/sys/mips/include/cpuregs.h#12 (text+ko) ==== @@ -229,11 +229,6 @@ #define MIPS3_SR_EXL 0x00000002 #define MIPS3_SR_IE 0x00000001 -#ifdef MIPS3_5900 -#undef MIPS_SR_INT_IE -#define MIPS_SR_INT_IE 0x00010001 /* XXX */ -#endif - #define MIPS_SR_SOFT_RESET MIPS3_SR_SOFT_RESET #define MIPS_SR_DIAG_CH MIPS3_SR_DIAG_CH #define MIPS_SR_DIAG_CE MIPS3_SR_DIAG_CE @@ -382,12 +377,6 @@ #define MIPS3_GEN_EXC_VEC 0xFFFFFFFF80000180 /* - * TX79 (R5900) exception vectors - */ -#define MIPS_R5900_COUNTER_EXC_VEC 0x80000080 -#define MIPS_R5900_DEBUG_EXC_VEC 0x80000100 - -/* * MIPS32/MIPS64 (and some MIPS3) dedicated interrupt vector. */ #define MIPS3_INTR_EXC_VEC 0xFFFFFFFF80000200 @@ -764,11 +753,4 @@ #define MIPS_R31LSI 0x06 /* LSI Logic derivate ISA I */ #define MIPS_R3TOSH 0x22 /* Toshiba R3000 based FPU ISA I */ -#ifdef ENABLE_MIPS_TX3900 -#include <mips/r3900regs.h> -#endif -#ifdef MIPS3_5900 -#include <mips/r5900regs.h> -#endif - #endif /* _MIPS_CPUREGS_H_ */home | help
Want to link to this message? Use this
URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?200310190232.h9J2W4lM079332>