Date: Mon, 17 Oct 2022 01:13:27 +0000 From: bugzilla-noreply@freebsd.org To: virtualization@FreeBSD.org Subject: [Bug 264840] dev/vmware/pvscsi: Expand vcpuHint to 16 bit to aliagn with host side change Message-ID: <bug-264840-27103-6Lil8I4fYJ@https.bugs.freebsd.org/bugzilla/> In-Reply-To: <bug-264840-27103@https.bugs.freebsd.org/bugzilla/> References: <bug-264840-27103@https.bugs.freebsd.org/bugzilla/>
next in thread | previous in thread | raw e-mail | index | archive | help
https://bugs.freebsd.org/bugzilla/show_bug.cgi?id=3D264840 --- Comment #2 from Zhenlei Huang <zlei.huang@gmail.com> --- I think we can give it another try when https://reviews.freebsd.org/D36838 = is merged. And, is the hypervisor (VMware in this context) responsible to process the endianness ? > vcpuHint has been expanded to 16 bit on host side to enable interruptions= to be routed to more CPUs. On big-endian system, this seems break the vcpuHint function if guest side = is not aligned with the change. --=20 You are receiving this mail because: You are the assignee for the bug. You are on the CC list for the bug.=
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?bug-264840-27103-6Lil8I4fYJ>