Skip site navigation (1)Skip section navigation (2)
Date:      Tue, 5 Feb 2008 08:31:31 +0100
From:      Ed Schouten <ed@fxq.nl>
To:        "M. Warner Losh" <imp@bsdimp.com>
Cc:        rrs@freebsd.org, perforce@freebsd.org
Subject:   Re: PERFORCE change 134769 for review
Message-ID:  <20080205073131.GR1179@hoeg.nl>
In-Reply-To: <20080204.134930.-1350498280.imp@bsdimp.com>
References:  <200802040843.m148htF0037992@repoman.freebsd.org> <20080204.134930.-1350498280.imp@bsdimp.com>

index | next in thread | previous in thread | raw e-mail

[-- Attachment #1 --]
* M. Warner Losh <imp@bsdimp.com> wrote:
> I don't think you want this change.  it is wrong because we don't
> support ISA_MIPS64's notion of 64-bit registers correctly.

Just tracking the commits a little; you mean that the MIPS port doesn't
yet support 64 bits registers in the CPU context switching code?

-- 
 Ed Schouten <ed@fxq.nl>
 WWW: http://g-rave.nl/

[-- Attachment #2 --]
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1.4.8 (FreeBSD)

iEYEARECAAYFAkeoENMACgkQ52SDGA2eCwXufgCfc02cNwQ4COncJKtujQW0r6Q5
PX4AmgIZic6mkiU03oTOBPsWBQiWqM2J
=ul6g
-----END PGP SIGNATURE-----
help

Want to link to this message? Use this
URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?20080205073131.GR1179>