Date: Sat, 20 Nov 2010 15:38:58 -0500 From: =?ISO-8859-1?Q?Sergio_Andr=E9s_G=F3mez_del_Real?= <sergio.g.delreal@gmail.com> To: freebsd-hackers@freebsd.org Subject: Quick i386 question... Message-ID: <AANLkTikjX28eu3_Zv0XFcE1LG-7UNVv9DupHCZ9T0qiv@mail.gmail.com>
next in thread | raw e-mail | index | archive | help
If received an interrupt while in protected-mode and paging enabled, is linear address from IDT stored at the idtr translated using the paging-hierarchy structures? I have looked at the interrupt/exception chapter in the corresponding Intel manual but can't find the answer. Maybe I overlooked. Thanks.
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?AANLkTikjX28eu3_Zv0XFcE1LG-7UNVv9DupHCZ9T0qiv>