Date: Fri, 15 Jul 2011 13:57:48 +0800 From: Adrian Chadd <adrian@freebsd.org> To: Robert Millan <rmh@debian.org> Cc: freebsd-mips@freebsd.org Subject: Re: [PATCH] Fix initialization of i8259 controller on MALTA Message-ID: <CAJ-VmonnNtK92hRzCK9pUwYwCsv12xhiXcXEfv82GMZrOQ-fMw@mail.gmail.com> In-Reply-To: <CAOfDtXMgw%2BTa7=-uDz-O8xVFxAmQqREM7NMpAwgXMzr8mxbNeg@mail.gmail.com> References: <CAOfDtXMgw%2BTa7=-uDz-O8xVFxAmQqREM7NMpAwgXMzr8mxbNeg@mail.gmail.com>
next in thread | previous in thread | raw e-mail | index | archive | help
Guys, Who is looking after the Malta stuff nowdays? I'll commit it if noone's currently looking after it (and just trust Robert= :-) adrian On 15 July 2011 08:16, Robert Millan <rmh@debian.org> wrote: > Hi, > > i8259 controller is initialized incorrectly on MALTA. =A0It writes mask > bits to control register and control bits to mask register. > > The former causes ICW1_RESET|ICW1_LTIM combination to be written to > control register, which on QEMU results in "level sensitive irq not > supported" error. > > -- > Robert Millan > > _______________________________________________ > freebsd-mips@freebsd.org mailing list > http://lists.freebsd.org/mailman/listinfo/freebsd-mips > To unsubscribe, send any mail to "freebsd-mips-unsubscribe@freebsd.org" > >
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?CAJ-VmonnNtK92hRzCK9pUwYwCsv12xhiXcXEfv82GMZrOQ-fMw>