Skip site navigation (1)Skip section navigation (2)
Date:      Mon, 19 Feb 2024 16:44:56 GMT
From:      Andrew Turner <andrew@FreeBSD.org>
To:        src-committers@FreeBSD.org, dev-commits-src-all@FreeBSD.org, dev-commits-src-branches@FreeBSD.org
Subject:   git: bcedcc2aad22 - stable/14 - arm64: Fix the TCR_EPD0 definition
Message-ID:  <202402191644.41JGiuQi094476@gitrepo.freebsd.org>

next in thread | raw e-mail | index | archive | help
The branch stable/14 has been updated by andrew:

URL: https://cgit.FreeBSD.org/src/commit/?id=bcedcc2aad22d7a8fd5a650f6197ff53bcbc1a55

commit bcedcc2aad22d7a8fd5a650f6197ff53bcbc1a55
Author:     Andrew Turner <andrew@FreeBSD.org>
AuthorDate: 2023-09-06 17:32:15 +0000
Commit:     Andrew Turner <andrew@FreeBSD.org>
CommitDate: 2024-02-19 13:07:40 +0000

    arm64: Fix the TCR_EPD0 definition
    
    Sponsored by:   Arm Ltd
    
    (cherry picked from commit 8f26d01f53316c055cc1116eb56ff438da50d831)
---
 sys/arm64/include/armreg.h | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/sys/arm64/include/armreg.h b/sys/arm64/include/armreg.h
index 5892a9b08502..034504727b39 100644
--- a/sys/arm64/include/armreg.h
+++ b/sys/arm64/include/armreg.h
@@ -2167,7 +2167,7 @@
 #define	TCR_IRGN0_SHIFT		8
 #define	TCR_IRGN0_WBWA		(1UL << TCR_IRGN0_SHIFT)
 #define	TCR_EPD0_SHIFT		7
-#define	TCR_EPD0		(1UL << TCR_EPD1_SHIFT)
+#define	TCR_EPD0		(1UL << TCR_EPD0_SHIFT)
 /* Bit 6 is reserved */
 #define	TCR_T0SZ_SHIFT		0
 #define	TCR_T0SZ_MASK		0x3f



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?202402191644.41JGiuQi094476>