Skip site navigation (1)Skip section navigation (2)
Date:      Thu, 22 Oct 2009 11:10:12 +0200
From:      Rafal Jaworowski <raj@semihalf.com>
To:        Marcel Moolenaar <marcel@freebsd.org>
Cc:        svn-src-head@freebsd.org, svn-src-all@freebsd.org, src-committers@freebsd.org
Subject:   Re: svn commit: r198341 - in head/sys: amd64/amd64 arm/arm arm/mv i386/i386 i386/xen ia64/ia64 kern mips/mips powerpc/aim powerpc/booke powerpc/include powerpc/powerpc sparc64/sparc64 sun4v/sun4v vm
Message-ID:  <BF96CFE0-347F-4B09-B402-E1CC71B3E836@semihalf.com>
In-Reply-To: <200910211838.n9LIc2wp007206@svn.freebsd.org>
References:  <200910211838.n9LIc2wp007206@svn.freebsd.org>

next in thread | previous in thread | raw e-mail | index | archive | help

On 2009-10-21, at 20:38, Marcel Moolenaar wrote:

>  The key property of this change is that the I-cache is made coherent
>  *after* writes have been done. Doing it in the PMAP layer when adding
>  or changing a mapping means that the I-cache is made coherent  
> *before*
>  any writes happen. The difference is key when the I-cache prefetches.

Marcel, does this new approach help with your problems on MV-78xxx  
with SATA when executing binaries was failing with various signals  
etc. (and the suspicions were this was due to some i-cache incoherency)?

Rafal




Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?BF96CFE0-347F-4B09-B402-E1CC71B3E836>