Date: Wed, 1 Jan 2014 00:36:22 +0000 (UTC) From: Dimitry Andric <dim@FreeBSD.org> To: src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-vendor@freebsd.org Subject: svn commit: r260146 - in vendor/llvm/dist: docs lib/ExecutionEngine Message-ID: <201401010036.s010aMMx062853@svn.freebsd.org>
next in thread | raw e-mail | index | archive | help
Author: dim Date: Wed Jan 1 00:36:21 2014 New Revision: 260146 URL: http://svnweb.freebsd.org/changeset/base/260146 Log: Vendor import of llvm RELEASE_34/final tag r197956 (effectively, 3.4 release): https://llvm.org/svn/llvm-project/llvm/tags/RELEASE_34/final@197956 Modified: vendor/llvm/dist/docs/ReleaseNotes.rst vendor/llvm/dist/lib/ExecutionEngine/RTDyldMemoryManager.cpp Modified: vendor/llvm/dist/docs/ReleaseNotes.rst ============================================================================== --- vendor/llvm/dist/docs/ReleaseNotes.rst Tue Dec 31 23:59:33 2013 (r260145) +++ vendor/llvm/dist/docs/ReleaseNotes.rst Wed Jan 1 00:36:21 2014 (r260146) @@ -47,9 +47,9 @@ Non-comprehensive list of changes in thi * The R600 backend is not marked experimental anymore and is built by default. -* APFloat::isNormal() was renamed to APFloat::isFiniteNonZero() and - APFloat::isIEEENormal() was renamed to APFloat::isNormal(). This ensures that - APFloat::isNormal() conforms to IEEE-754R-2008. +* ``APFloat::isNormal()`` was renamed to ``APFloat::isFiniteNonZero()`` and + ``APFloat::isIEEENormal()`` was renamed to ``APFloat::isNormal()``. This + ensures that ``APFloat::isNormal()`` conforms to IEEE-754R-2008. * The library call simplification pass has been removed. Its functionality has been integrated into the instruction combiner and function attribute @@ -59,20 +59,20 @@ Non-comprehensive list of changes in thi or later instead. For more information, see the `Getting Started using Visual Studio <GettingStartedVS.html>`_ page. -* The Loop Vectorizer that was previously enabled for -O3 is now enabled for - -Os and -O2. +* The Loop Vectorizer that was previously enabled for ``-O3`` is now enabled + for ``-Os`` and ``-O2``. * The new SLP Vectorizer is now enabled by default. -* llvm-ar now uses the new Object library and produces archives and +* ``llvm-ar`` now uses the new Object library and produces archives and symbol tables in the gnu format. -* FileCheck now allows specifing -check-prefix multiple times. This +* FileCheck now allows specifing ``-check-prefix`` multiple times. This helps reduce duplicate check lines when using multiple RUN lines. * The bitcast instruction no longer allows casting between pointers - with different address spaces. To achieve this, use the new - addrspacecast instruction. + with different address spaces. To achieve this, use the new addrspacecast + instruction. * Different sized pointers for different address spaces should now generally work. This is primarily useful for GPU targets. @@ -84,8 +84,8 @@ Mips Target ----------- Support for the MIPS SIMD Architecture (MSA) has been added. MSA is supported -through inline assembly, intrinsics with the prefix '__builtin_msa', and normal -code generation. +through inline assembly, intrinsics with the prefix '``__builtin_msa``', and +normal code generation. For more information on MSA (including documentation for the instruction set), see the `MIPS SIMD page at Imagination Technologies @@ -96,11 +96,12 @@ PowerPC Target Changes in the PowerPC backend include: -* fast-isel support (for faster -O0 code generation) +* fast-isel support (for faster ``-O0`` code generation) * many improvements to the builtin assembler * support for generating unaligned (Altivec) vector loads * support for generating the fcpsgn instruction -* generate frin for round() (not nearbyint() and rint(), which had been done only in fast-math mode) +* generate ``frin`` for ``round()`` (not ``nearbyint()`` and ``rint()``, which + had been done only in fast-math mode) * improved instruction scheduling for embedded cores (such as the A2) * improved prologue/epilogue generation (especially in 32-bit mode) * support for dynamic stack alignment (and dynamic stack allocations with large alignments) Modified: vendor/llvm/dist/lib/ExecutionEngine/RTDyldMemoryManager.cpp ============================================================================== --- vendor/llvm/dist/lib/ExecutionEngine/RTDyldMemoryManager.cpp Tue Dec 31 23:59:33 2013 (r260145) +++ vendor/llvm/dist/lib/ExecutionEngine/RTDyldMemoryManager.cpp Wed Jan 1 00:36:21 2014 (r260146) @@ -34,7 +34,7 @@ RTDyldMemoryManager::~RTDyldMemoryManage // Determine whether we can register EH tables. #if (defined(__GNUC__) && !defined(__ARM_EABI__) && !defined(__ia64__) && \ - !defined(__USING_SJLJ_EXCEPTIONS__)) + !defined(__SEH__) && !defined(__USING_SJLJ_EXCEPTIONS__)) #define HAVE_EHTABLE_SUPPORT 1 #else #define HAVE_EHTABLE_SUPPORT 0
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?201401010036.s010aMMx062853>