Date: Sun, 4 Oct 2015 12:52:31 +0000 (UTC) From: Konstantin Belousov <kib@FreeBSD.org> To: src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-head@freebsd.org Subject: svn commit: r288665 - head/sys/arm64/arm64 Message-ID: <201510041252.t94CqVe0015292@repo.freebsd.org>
next in thread | raw e-mail | index | archive | help
Author: kib Date: Sun Oct 4 12:52:30 2015 New Revision: 288665 URL: https://svnweb.freebsd.org/changeset/base/288665 Log: When asserting IL bit in exception syndrome register, print the raw register value. Reviewed by: andrew Sponsored by: The FreeBSD Foundation Modified: head/sys/arm64/arm64/trap.c Modified: head/sys/arm64/arm64/trap.c ============================================================================== --- head/sys/arm64/arm64/trap.c Sun Oct 4 12:42:07 2015 (r288664) +++ head/sys/arm64/arm64/trap.c Sun Oct 4 12:52:30 2015 (r288665) @@ -275,7 +275,7 @@ do_el1h_sync(struct trapframe *frame) */ KASSERT((esr & ESR_ELx_IL) == ESR_ELx_IL || (exception == EXCP_DATA_ABORT && ((esr & ISS_DATA_ISV) == 0)), - ("Invalid instruction length in exception")); + ("Invalid instruction length in exception, esr %lx", esr)); CTR4(KTR_TRAP, "do_el1_sync: curthread: %p, esr %lx, elr: %lx, frame: %p",
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?201510041252.t94CqVe0015292>