Date: Tue, 21 Nov 2017 19:23:20 +0000 (UTC) From: Warner Losh <imp@FreeBSD.org> To: src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-head@freebsd.org Subject: svn commit: r326072 - head/stand Message-ID: <201711211923.vALJNKJD035180@repo.freebsd.org>
next in thread | raw e-mail | index | archive | help
Author: imp Date: Tue Nov 21 19:23:20 2017 New Revision: 326072 URL: https://svnweb.freebsd.org/changeset/base/326072 Log: Unbreak riscv build in universe. riscv doesn't have -msoft-float. For the moment, just don't add anything. There's no /boot/loader or other bootstrap contained in the tree for riscv*. However, with real hardware coming next year, there are plans for one, so keep building at least a minimal libsa and ficl to prevent bitrot. Sponsored by: Netflix Modified: head/stand/Makefile.inc Modified: head/stand/Makefile.inc ============================================================================== --- head/stand/Makefile.inc Tue Nov 21 19:23:12 2017 (r326071) +++ head/stand/Makefile.inc Tue Nov 21 19:23:20 2017 (r326072) @@ -10,10 +10,12 @@ CFLAGS+=-I${SASRC} SSP_CFLAGS= # Add in the no float / no SIMD stuff and announce we're freestanding +# aarch64 and riscv don't have -msoft-float, but all others do. riscv +# currently has no /boot/loader, but may soon. CFLAGS+= -ffreestanding ${CFLAGS_NO_SIMD} .if ${MACHINE_CPUARCH} == "aarch64" CFLAGS+= -mgeneral-regs-only -.else +.elif ${MACHINE_CPUARCH} != "riscv" CFLAGS+= -msoft-float .endif
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?201711211923.vALJNKJD035180>