Date: Fri, 15 Jul 2011 10:02:59 -0600 From: Warner Losh <imp@bsdimp.com> To: Adrian Chadd <adrian@FreeBSD.org> Cc: freebsd-mips@FreeBSD.org Subject: Re: [PATCH] Fix initialization of i8259 controller on MALTA Message-ID: <023BB8FE-D486-4D3C-80F3-642BEB8FD72C@bsdimp.com> In-Reply-To: <CAJ-VmomRrFLKTTx%2BMMwgRVU5wSjDA59Tuy%2B6Fnbx0qFXMgVjKA@mail.gmail.com> References: <CAOfDtXMgw%2BTa7=-uDz-O8xVFxAmQqREM7NMpAwgXMzr8mxbNeg@mail.gmail.com> <CAJ-VmomRrFLKTTx%2BMMwgRVU5wSjDA59Tuy%2B6Fnbx0qFXMgVjKA@mail.gmail.com>
index | next in thread | previous in thread | raw e-mail
On Jul 15, 2011, at 4:08 AM, Adrian Chadd wrote: > The obvious question - is QEMU correct here? > > Has anyone tried this on a real board? I'm not sure this has booted on a real board in a long time. Not because it is broken, but because the MALTA boards are kinda old. Warner > > Adrian > > On 15 July 2011 08:16, Robert Millan <rmh@debian.org> wrote: >> Hi, >> >> i8259 controller is initialized incorrectly on MALTA. It writes mask >> bits to control register and control bits to mask register. >> >> The former causes ICW1_RESET|ICW1_LTIM combination to be written to >> control register, which on QEMU results in "level sensitive irq not >> supported" error. >> >> -- >> Robert Millan >> >> _______________________________________________ >> freebsd-mips@freebsd.org mailing list >> http://lists.freebsd.org/mailman/listinfo/freebsd-mips >> To unsubscribe, send any mail to "freebsd-mips-unsubscribe@freebsd.org" >> >> > _______________________________________________ > freebsd-mips@freebsd.org mailing list > http://lists.freebsd.org/mailman/listinfo/freebsd-mips > To unsubscribe, send any mail to "freebsd-mips-unsubscribe@freebsd.org" > >home | help
Want to link to this message? Use this
URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?023BB8FE-D486-4D3C-80F3-642BEB8FD72C>
