Date: Mon, 5 Dec 2005 22:09:30 +0000 (UTC) From: John Baldwin <jhb@FreeBSD.org> To: src-committers@FreeBSD.org, cvs-src@FreeBSD.org, cvs-all@FreeBSD.org Subject: cvs commit: src/sys/amd64/isa atpic.c src/sys/i386/isa atpic.c Message-ID: <200512052209.jB5M9UFm061062@repoman.freebsd.org>
next in thread | raw e-mail | index | archive | help
jhb 2005-12-05 22:09:30 UTC
FreeBSD src repository
Modified files:
sys/amd64/isa atpic.c
sys/i386/isa atpic.c
Log:
Really slam the door on mixed mode now that we don't depend on it for a
working IRQ0 with APIC anymore. Previously, it was possible to have
some other ATPIC IRQS "leak" through in a few edge cases. For example, on
my x86 test machine, ACPI re-routes the SCI (IRQ 9) to intpin 13 on the
first I/O APIC. This leaves a hole for IRQ 13 (since the APIC doesn't
provide a source for IRQ 13 in that case) with the result that the ATPIC
IRQ13 source was registered instead. This changes the 8259A drivers to
only register their interrupt sources if none of the 16 ISA IRQs have an
interrupt source already installed.
MFC after: 1 week
Revision Changes Path
1.17 +15 -0 src/sys/amd64/isa/atpic.c
1.22 +15 -0 src/sys/i386/isa/atpic.c
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?200512052209.jB5M9UFm061062>