Date: Thu, 7 Sep 2017 16:12:56 +0000 (UTC) From: Andrew Turner <andrew@FreeBSD.org> To: src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-head@freebsd.org Subject: svn commit: r323273 - head/sys/arm64/include Message-ID: <201709071612.v87GCubB024525@repo.freebsd.org>
next in thread | raw e-mail | index | archive | help
Author: andrew Date: Thu Sep 7 16:12:56 2017 New Revision: 323273 URL: https://svnweb.freebsd.org/changeset/base/323273 Log: Fix the value of ID_AA64ISAR1_DPB_SHIFT, the field is bits 3:0. Sponsored by: DARPA, AFRL Modified: head/sys/arm64/include/armreg.h Modified: head/sys/arm64/include/armreg.h ============================================================================== --- head/sys/arm64/include/armreg.h Thu Sep 7 15:46:44 2017 (r323272) +++ head/sys/arm64/include/armreg.h Thu Sep 7 16:12:56 2017 (r323273) @@ -240,7 +240,7 @@ /* ID_AA64ISAR1_EL1 */ #define ID_AA64ISAR1_MASK 0x0000000f -#define ID_AA64ISAR1_DPB_SHIFT 4 +#define ID_AA64ISAR1_DPB_SHIFT 0 #define ID_AA64ISAR1_DPB_MASK (0xf << ID_AA64ISAR1_DPB_SHIFT) #define ID_AA64ISAR1_DPB(x) ((x) & ID_AA64ISAR1_DPB_MASK) #define ID_AA64ISAR1_DPB_NONE (0x0 << ID_AA64ISAR1_DPB_SHIFT)
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?201709071612.v87GCubB024525>