Skip site navigation (1)Skip section navigation (2)
Date:      Fri, 14 Mar 2008 03:44:42 +0000 (UTC)
From:      John Baldwin <jhb@FreeBSD.org>
To:        src-committers@FreeBSD.org, cvs-src@FreeBSD.org, cvs-all@FreeBSD.org
Subject:   cvs commit: src/sys/amd64/amd64 intr_machdep.c src/sys/i386/i386 intr_machdep.c
Message-ID:  <200803140344.m2E3ihbA078122@repoman.freebsd.org>

next in thread | raw e-mail | index | archive | help
jhb         2008-03-14 03:44:42 UTC

  FreeBSD src repository

  Modified files:
    sys/amd64/amd64      intr_machdep.c 
    sys/i386/i386        intr_machdep.c 
  Log:
  Fix a silly bogon which prevented all the CPUs that are tagged as interrupt
  receivers from being given interrupts if any CPUs in the system were not
  tagged as interrupt receivers that I introduced when switching the x86
  interrupt code to track CPUs via FreeBSD CPU IDs rather than local APIC
  IDs.  In practice this only affects systems with Hyperthreading (though
  disabling HTT in the BIOS would workaround the issue) as that is the only
  case currently where one can have CPUs that aren't tagged as interrupt
  receivers.  On a Dell SC1425 test box with 2 x Xeon w/ HTT (so 4 logical
  CPUs of which 2 were interrupt receivers) the result was that all
  device interrupts were sent to CPU 0.
  
  MFC after:      1 week
  Pointy hat to:  jhb
  
  Revision  Changes    Path
  1.36      +4 -4      src/sys/amd64/amd64/intr_machdep.c
  1.31      +4 -4      src/sys/i386/i386/intr_machdep.c



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?200803140344.m2E3ihbA078122>