Date: Thu, 29 Nov 2007 06:43:59 +0000 (UTC) From: Joseph Koshy <jkoshy@FreeBSD.org> To: src-committers@FreeBSD.org, cvs-src@FreeBSD.org, cvs-all@FreeBSD.org Subject: cvs commit: src/sys/dev/hwpmc hwpmc_x86.c Message-ID: <200711290643.lAT6hxDS004790@repoman.freebsd.org>
next in thread | raw e-mail | index | archive | help
jkoshy 2007-11-29 06:43:59 UTC
FreeBSD src repository
Modified files:
sys/dev/hwpmc hwpmc_x86.c
Log:
Revert revision 1.4.
Intel CPUs with family 0x6, model 0xE and later (i.e., Intel Core(TM))
have a PMC architecture that differs somewhat from previous CPUs in
family 0x6. Even though the basic programming model is similar, the
documented set of legal values that may be loaded into their PMC MSRs
differs from that of the previous PMCs in family 0x6 and reusing bit
values valid for the older PMCs could result in undefined behaviour in
the general case.
Revision Changes Path
1.6 +1 -1 src/sys/dev/hwpmc/hwpmc_x86.c
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?200711290643.lAT6hxDS004790>